Abstract-Two matrix expressions for the computation of the amplitude scaling factors at the delay and signal nodes of a one-dimensional arbitrary linear digital network are derived. These expressions are applicable to all digital networks including state-space digital filters and wave digital filters. Moreover, they are convenient and efficient to use.
I. INTRODUCTION
Amplitude scaling at the nodes of a digital network is necessary so as t o utilize fully the available dynamic range and t o avoid overflow oscillations due to finite arithmetic operations. For fixed-point digital networks, the scaling problem is more critical than that of floating-point digital networks due t o their limited range of signal values. For useful roundoff noise comparison between two different digital filter structures [ 11 , t h e signal levels at the nodes of both filters have to be scaled as much as possible to their full dynamic range.
In general, the roundoff noise is inversely proportional to the amplitudes of the signal levels at the nodes of a digital filter.
As given by Jackson [ 21, amplitude scaling at a node of a digital network involves computation of the corresponding scaling factor from either the summation of the infinite series of impulse responses from the input to the node or the evaluation of the L, norm of the transfer function from the input to the node. These two methods could be applied to any digital network but they are inconvenient to use. By applying the Z2 norm with Holder's inequality and the L 2 norm with Parseval's theorem, respectively, to Jackson's time-domain and frequency-domain amplitude scaling methods, Hwang [ 3 1 , [ 41 obtained a convenient expression which could be used for amplitude scaling at the delay nodes of those digital networks that are uniquely represented by the state-space equations.
However, this expression is not directly applicable to all arbitrary digital networks which contain two kinds of nodes, which we shall call delay nodes and signal nodes
Due to finite arithmetic operations, amplitude scalings at delay nodes and signal nodes are necessary to avoid, respectively, the possibility of overflow oscillations due to large initial condition values at delays, and the possibility of overflow oscillations due to finite arithmetic representation of signal values a t signal nodes. By adopting Hwang's approach with regard t o both delay and signal nodes, we derive t w o expressions which could determine the amplitude scaling factors at all nodes of any 1-D arbitrary digital network.
In a digital network, the distinction between delay and signal nodes in the present approach serves t o provide a more efficient computational method for amplitude scaling than that of an approach which combines both delay and signal nodes together.
AMPLITUDE SCALING AT NODES
Let r l i and r2i represent, respectively, the amplitude scaling factors at the ith delay node and the jth signal node. The scaling operations are done as shown in Fig. 1 . a signal node (rl i and r2i are amplitude scaling multipliers, 01 is a cOefficient multiplier).
AMPLITUDE SCALING FACTORS COMPUTATION
where y d ( n ) , y,(n), and x c ( n ) are delay node signal vector, signal node signal vector, and input vector of dimensions N X 1 , M X 1, and M X 1 , respectively. S, T, U, and Vare matrices of appropriate dimensions. For a single-input and single-output digital network, x c ( n ) can be represented as
where B is an M X 1 vector in which its ith element, which corresponds to an input at the ith signal node, is equal t o 1 and all its other elements are 0; whereas u ( n ) represents the values of the input sequence at the ith signal node. For a 1-D arbitrary linear digital network, scaling of delay node signal vector and signal node signal vector can be carried out by multiplyingyd(n) and y,(n), respectively, with nonsingular diagonal matrices R1 and R2 of dimensions N X N and M X M, respectively. In so doing, ( 1 ) and (2) can be represented as follows:
( 5 ) After rearranging, (4) and (5) can be represented as follows:
where
( 1 1) Assuming y d ( n ) = 0 for n 5 0 and u ( n ) = 0 for n < 0, from (6) and ( 7 ) , y d ( n ) and y , ( n ) can be expressed as follows:
where f&) and f c ( m ) are, respectively, the impulse response vectors at delay nodes and signal nodes, which can be expressed as follows: where r l i and wli are, respectively, the ith diagonal elements of the amplitude scaling matrix R1 and the matrix W1.
Similarly, ( 2 5 ) can be represented as From ( 2 9 ) , the scaling factors at signal nodes should be chosen such that p z i 2 6
where r 2 i and w z i are, respectively, the jth diagonal elements of the amplitude scaling matrix R and the matrix W,.
IV. ADDITIONAL REMARKS
Due to amplitude scaling, extra multipliers are introduced.
For economical reasons, each of the amplitude scaling factors ( r l i , i = 1, * * . , N and r,i, j = 1, -. . , M ) should be quantized to a power of 2 form. Thus, multiplication is reduced to shifting. Due to the finite arithmetic operations, distortion of a signal is more serious if overflow of its front bits rather than truncation or rounding of its last bits occurs. Hence, scaling down of a signal is more useful than scaling up of a signal.
If fixed-point (i.e., 1's or 2's complement) arithmetic is used, provided the final sum of all the inputs to a multiplier is less than a maximum permitted range (for example, +l.O), partial sums could overflow without causing errors. Therefore, to avoid the occurrence of overflow oscillations, we should either scale down or allow some extra front bits (usually 1-2 bits) for those signal nodes at the inputs of all multipliers (sometimes both operations are desirable for a better performance). For fixed-point arithmetic operations, amplitude scaling at delay nodes is not necessary as delay node signal values are only partial sums leading to inputs of multipliers. However, the possibility of overflow oscillations due to large initial condition values at delays could normally be avoided by scaling down the signal values at delays to less than the maximum permitted range.
In wave digital filters
is done by inserting a pair of inverse multipliers n and l/n (which corresponds to an ideal transformer of ratio n : 1) at the interconnecting port of any two adjacent adaptors and both input and output ports for the one-port approach
and at the interconnecting port of any two adjacent digital two-ports and both input and output ports for the two-port approach [ S I , [ 9 ] . Consequently, the signal levels at all the nodes inside an adaptor or a digital two-port are scaled up or down by the same factor. However, if we apply the present method to wave digital filters, we obtain a more flexible approach in the sense that we are capable of adjusting the signal level at a particular node without affecting the signal levels at all other nodes inside a particular adaptor or a digital two-port. In the next section we describe briefly some properties of @,(z). A simple transformation to determine the number of real and complex roots of a stable discrete system will be derived in Section 111. A procedure and an example follow in Se.ction IV.
SOME PROPERTIES OF THE FUNCTION @,(Z)
The following properties can be established easily from the Absfmct-In this correspondence we show that by using the contin-character of @(s) in ( 3 ) by the bilinear transformation 
and The function D ( z ) in the 2-plane will be mapped into the polynomial
